所在位置:首页行业软件机械电子 → AD9861,pdf,datasheet 10-Bit Mixed-Signal Front-End (MxFE®)Pro

AD9861,pdf,datasheet

 10-Bit Mixed-Signal Front-End (MxFE®)Pro
  • 软件大小:253KB
  • 更新日期:2009/9/24
  • 软件语言:简体中文
  • 软件类别:机械电子
  • 软件授权:共享软件
  • 软件官网:
  • 适用平台:Vista, Win2003, WinXP, Win2000, NT

软件评分

PC6本地下载文件大小:253KB 高速下载需下载高速下载器,提速50%

    软件介绍精品推荐相关视频人气软件相关文章评论0下载地址

    为您推荐:机械电子

    TheAD9861isamemberoftheMxFEreg;family。

    相关软件软件大小版本说明下载地址

    The AD9861 is a member of the MxFE® family, a group of integrated converters for the communications market. The AD9861 includes dual 10-bit Analog-to-Digital Converters (ADCs) and dual 10-bit Digital-to-Analog Converters (TxDAC® converters). Two speed grades are available, a -50 and -80. The -50 is optimized for ADC sampling of 50 MSPS and less, while the -80 is optimized for ADC sample rates between 50 MSPS and 80 MSPS. The dual TxDAC converters operate at speeds up to 200 MHz and includes a bypassable 2x or 4x interpolation filter. Three auxiliary converters are also available to provide required system level control voltages or monitor system signals. All devices are optimized for low power, small form factor and provide a cost effective solution for the broadband communication market.

    The AD9861 uses a single input clock pin (CLKIN) to generate all system clocks. The ADCs and TxDAC Converters clock are generated within a timing generation block which utilizes user programmable options such as divide circuits, PLL multiplier and switches.

    A Flexible bi-directional 20-bit I/O bus is used to accommodate a variety of custom digital back ends or open market DSPs. In half duplex systems, the interface supports 20-bit parallel transfers or 10-bit interleaved transfers. In Full duplex systems, the interface supports an interleaved 10-bit ADC bus and an interleaved 10-bit Tx bus. The flexible I/O bus reduces pin count and therefore required package size.

    The AD9861 can use either mode pins or a serial programmable interface (SPI) to configure the interface bus, operate the ADC in a low power mode, configure the TxDAC converter interpolation rate, control the ADC power down and TxDAC power down. The SPI allows for more programmable options for both the TxDAC path (for example, coarse and fine gain control, offset control for channel matching) and ADC path (for example, internal duty cycle stabilizer, 2’s complement data format).

    The AD9861 is packaged in a 64-pin lfCSP package (low profile, fine pitch chip scale package). The 64-pin lfCSP package footprint is only 9 mm by 9 mm and is less than 0.9 mm high fitting into tightly spaced applications such as PCMCIA cards.

    精品推荐

    下载地址

    • AD9861

      本地高速下载

    其他版本下载

    相关视频

      没有数据

    厂商其他下载

    电脑版安卓版IOS版Mac版

    相关文章

      没有数据

    查看所有评论>>网友评论0

    发表评论

    您的评论需要经过审核才能显示

    精彩评论

    最新评论

    热门关键词